In DC and hybrid microgrids (MG), the DC-bus regulation using Energy Storage Devices (ESD) is important for the stable operation of both the generators and loads. There are multiple commercial voltage levels for both ESD and DC-bus; therefore, the ESD voltage may be higher, equal or lower than the DC-bus voltage depending on the application. Moreover, most of the ESD converter controllers are linear-based, hence they ensure stability in a limited operation range. This paper proposes a system to regulate the DC-bus voltage of an MG accounting for any voltage relation between the ESD and the DC-bus voltage. The proposed system is formed by an ESD connected to a DC-bus through a bidirectional Buck-Boost converter, which is regulated by a Sliding-Mode Controller (SMC) to ensure the system stability in the entire operation range. The SMC drives the Buck-Boost charger-discharger to regulate the DC-bus voltage, at the desired reference value, by charging or discharging the ESD. This paper also provides detailed procedures to design the parameters of both the SMC and the charger-dischager. Finally, simulation and experimental results validate the proposed solution and illustrate its performance.
Introduction
The participation of renewable energy generators in the electricity market has significantly increased during the last years. They provide around 27% of the global electricity consumption [1] , where two of the main renewable generation technologies are wind turbines (WT) and photovoltaic (PV) generators. It is expected that those two technologies produce around 30% of the power generated in 2040 [1] .
The power profiles produced by PV generators and WT depend on the environmental conditions (irradiance, wind speed and temperature), which are difficult to predict and may be intermittent [2, 3] . Therefore, the use of these renewable generators require, at least, one Energy Storage Device (ESD) to guarantee a stable energy supply to the load when the renewable energy source is not enough, or even when it is not present [3, 4] .
There are different ESD technologies according to the form of the energy stored: chemical (e.g., batteries), electrical (e.g., supercapacitors and superconducting magnetic storage) and
•
ESD voltages: 12 V [30] , 48 V [25, 27, 34, 35] , 0 V to 70 V [31] , 200 V [36] , 288 V [29] , 300 V [8, 24] , 400 V [22] , 500 V [22] , 624 V [26] , 320 V to 480 V [32] , • DC-bus voltages: 24 V to 48 V [31] , 48 V [30] , 200 V [37] , 400 V [8, 25, 32] , 450 V [36] , 500 V [24] 600 V [16] , 700 V [23] , 790 V [29] , 1150 V [26] .
As discussed before, step-up converters (e.g., Boost) are commonly used to connect the ESD to the DC-bus, which is the result of selecting ESDs with relative low voltages [8, 29, 30] . Nevertheless, it could be necessary to connect a relatively high-voltage ESD (e.g., ESD used in [22, 26] ) to a relatively low-voltage DC-bus (e.g., DC-bus used in [8, 36, 37] ). This could be required to replace a damaged ESD, to increase the storage capacity, or to reduce the ESD currents and power losses. In such cases, it is necessary to adopt bidirectional step-up/down converters [31, 32] .
In the literature, multiple step-up/down converters are reported [31, 32, 38, 39] . In particular, the work reported in [38] provides a review of non-isolated step-up/down converters, which includes the state-space models of five different topologies. The review also provides a comparison of the converters' mathematical expressions and performance indicators: efficiency, voltage gain, and losses. Similarly, Zhang et al. [39] present a review of three-port DC/DC converters used to interface renewable energy sources and ESD. In those converters, two ports are used to connect a DC power source and an ESD, while the third port is used to connect the load. Some of the three-port topologies presented in [39] are obtained by inserting additional switching element to the Buck-Boost or Sepic topologies [40] [41] [42] . Nonetheless, the works presented in [38] [39] [40] [41] [42] are focused on analyzing the operation and modulation of the converters. In particular, those references do not discuss the design and control strategies aimed at regulating the voltage of MGs DC-buses.
The works presented in [31, 32] propose other step-up/down converters for interfacing the ESD and the DC-bus voltage of an MG. On one hand, the authors of [32] propose an isolated step-up/down topology denominated Bidirectional Soft-Switching Series-Resonant Converter. However, that converter requires a large number of elements in comparison with traditional step-up/down converters. Moreover, the paper does not propose a control strategy to regulate the DC-bus voltage, and it does not discuss the design procedure of the converter. On the other hand, in [31] , the authors use a Buck-Boost converter and a nonlinear controller, based on ADRC, to manage the charging/discharging of a flywheel ESD. Nevertheless, such a system is able to regulate the DC-bus voltage only during the discharging of the ESD. Furthermore, the paper does not provide a detailed design procedure for both the controller and the Buck-Boost converter.
This paper proposes a system, formed by an ESD and a bidirectional Buck-Boost converter, controlled by with a single SMC, to regulate the DC-bus voltage of a DC or hybrid MG. The paper provides the analysis of the transversality and reachability conditions of the SMC, to ensure global stability, and it also proportions detailed design procedures for both the controller and DC/DC converter parameters. The proposed solution is validated with simulation and experimental results, which make evident three main advantages with respect to the solutions available in the literature: first, the use of a bidirectional Buck-Boost topology enables the connection of any ESD, i.e., ESD with operation voltages lower or higher than the DC-bus voltage; second, the provided design procedures for both the SMC and the converter are useful to develop a particular application with different voltage and current levels; finally, the implementation of the proposed solution is simple, thus it can be done with analog circuits or low-cost microcontrollers.
Charger-Discharger Circuit and Model
The charger-discharger circuit adopted in this paper is presented in Figure 1 . This charger-discharger is based on a bidirectional Buck-Boost topology [43] ; hence, it is capable of interfacing an ESD and a DC-bus with any voltage relation. In this electrical model, the ESD is represented with a voltage source due to the large capacitance of the ESD [30] , while the DC-bus is represented with both a capacitor C and a current source. Such a DC-bus representation aggregates into the current source i dc both the current demand of the loads and the current supply of the energy resources connected to the DC-bus. Hence, i dc could be either positive (power must be extracted from the ESD) or negative (power must be stored into the ESD) depending on the power balance between loads and energy resources. The circuital scheme in Figure 1 defines the physical variables used to design and process the converter controller aimed at regulating the DC-bus voltage: the ESD voltage v b , the DC-bus voltage v dc , the DC-bus current i dc , the inductor current i L and the desired (reference) DC-bus voltage V R . The controller generates the control signal u and the complementary signal u = 1 − u in order to define the states of the MOSFETs (Metal-Oxide-Semiconductor Field-Effect Transistor). In addition, the scheme also defines the current conventions for both the ESD and capacitor currents, i.e., i b and i C , respectively.
The switched differential equations for the inductor current i L (1) and capacitor (DC-bus) voltage v dc (2) are obtained by using the charge and flux balance principles [43] . In these expressions, L and C are the values of the converter inductance and DC-bus capacitance, respectively:
The small-ripple approximation [43] considers averaging the DC/DC converter signals during each switching period T sw to remove the switching ripple. The duty cycle d of the charger-discharger, given in Equation (3), is obtained by applying the small-ripple approximation to the MOSFET signal u. Similarly, the averaged inductor current i L and capacitor voltage v dc differential equations are given in Equations (4) and (5), respectively:
The voltage conversion ratio
and the averaged capacitor current i C of the converter are obtained from Equations (4) and (5) as follows:
Finally, from Equation (6), it is possible to define d =
, which makes evident that the duty cycle only depends on the averaged values of the capacitor and ESD voltages; hence, it is independent from the sign of both inductor and DC-bus currents.
Sliding-Mode Controller
The regulation of the DC-bus voltage must be ensured in any operation condition, i.e., charging the ESD, discharging the ESD or in stand-by mode (null ESD current). This paper proposes a nonlinear controller based on the sliding-mode theory to achieve that goal.
The sliding-mode controller (SMC) must minimize the error between the DC-bus voltage v dc and the desired reference V R . Moreover, from the circuit in Figure 1 , it is observed that the main perturbation for the DC-bus voltage corresponds to the variations in the DC-bus current i dc . Those perturbations, as reported in Equation (2), can be rapidly compensated by acting on the inductor current i L to avoid large deviations of the DC-bus voltage from V R . Therefore, the sliding surface governing the closed-loop regime must include the voltage error, the DC-bus current and the inductor current. The switching function Ψ and sliding surface Φ proposed to implement the SMC are reported in Equations (8) and (9) , respectively, in which the parameters k v and k i must be calculated to provide the desired dynamic response:
Moreover, the analysis of the SMC requires the calculation of the switching function derivative, which is given in Equation (10) . It must be noted that Expression (10) considers a constant reference value V R , i.e., dV R dt = 0, which is a correct assumption since the DC-bus voltage of a microgrid must be constant [30] :
Finally, the explicit derivative of the switching function is calculated by replacing Equations (1) and (2) into Equation (10) as follows:
To ensure the existence of the sliding-mode, thus the system global stability, three conditions must be fulfilled [44] : transversality, reachability and equivalent control. However, Sira-Ramirez demonstrated in [45] that equivalent control and reachability conditions are equivalent. Therefore, the following subsections analyze the transversality and reachability conditions of the proposed SMC.
Transversality Condition
The transversality condition evaluates the capacity of the SMC to modify the system trajectory. The mathematical representation of the transversality test is given in Expression (12) [44] , which means that the control signal u must be present into the switching function derivative (11) . The fulfillment of condition (12) ensures the controller is able to modify the behavior of the switching function Ψ, which makes it possible to drive Ψ to operate within the sliding surface Φ. Otherwise, if condition (12) is not fulfilled, the switching function is not controllable with u and the closed-loop system will not be stable:
Replacing Equation (11) into Expression (12) leads to Equation (13) , which ensures that an SMC implemented with Equations (8) and (9) fulfills the transversality condition. It must be highlighted that conditions k v = 0 and k i = 0 are required to ensure the transversality condition (13) . Those assumptions are correct since both k v and k i parameters must be different from zero to enable the inclusion of the voltage error and inductor current into the switching function:
The next step to evaluate the stability of the SMC is to analyze the reachability conditions. Those conditions evaluate the ability of the switching function Ψ to reach the surface Φ = {Ψ = 0}: when Ψ < 0, the switching function derivative must be positive to reach Ψ = 0, i.e., condition (14) ; when Ψ > 0, the switching function derivative must be negative to reach Ψ = 0, i.e., condition (15):
However, the analyses of Expressions (14) and (15) depend on the sign of the transversality value [44] . A positive sign of Equation (13) 
Therefore, the selection of the appropriate reachability conditions, between Expressions (16) and (17) , requires the analysis of the transversality value (13) . Nevertheless, the sign of Equation (13) depends on the signs of k v and k i ; hence, those parameters are investigated in the following subsection using the equivalent dynamics concept.
Equivalent Dynamics and Parameters Design
The equivalent dynamics concept analyze the effect of the SMC in the closed-loop behavior [44] . This analysis is performed by assuming stable the closed-loop system, which is mathematically represented by Ψ = 0. Thus, the system (the switching function Ψ) is considered operating into the desired sliding surface Φ (9) .
Replacing the switching function (8) into the sliding surface (9) gives Equation (18), which enables calculating the closed-loop inductor current given in Equation (19) :
Averaging Equation (19) within the switching period, using the small ripple approximation [43] , gives Equation (20) . Then, replacing Expression (20) into the averaged differential equation of the DC-bus voltage (5) leads to Equation (21) , which describes the dynamic behavior of the averaged DC-bus voltage under the action of the SMC:
It must be noted that the difference between v dc and the DC-bus voltage v dc corresponds to the switching ripple, hence a stable v dc also ensures a stable v dc .
Expression (21) considers the action of the SMC; hence, the control signal u is not present. Instead, this expression includes the converter duty cycle, which must be almost constant when the controller is operating properly, i.e., the DC-bus voltage is regulated near the desired value. Under the light of such a realistic assumption, the dynamic behavior of Equation (21) is expressed in frequency domain using Laplace transformation as given in Equation (22):
From Expression (22) , the following conditions are identified:
• k i and k v must exhibit the same sign to impose a stable equivalent pole at −
k i ·C , which guarantees a stable closed-loop behavior.
•
In steady-state, the value of V R is transferred to v dc (and v dc ) with a gain equal to 1, i.e., without error. Similarly, in steady-state, the value of i dc is transferred to both v dc and v dc with a gain equal to
The last condition imposes a steady-state error to the DC-bus voltage when the DC-bus current is different from zero. Therefore, the adaptive value of k i , given in Equation (23), is calculated from Expression (22) , which ensures a rejection of the error introduced by the DC-bus current i dc . Moreover, since k i is positive, it is concluded that k v must be also positive to provide a stable closed-loop behavior:
Taking into account the adaptive law for k i , imposed in Equation (23), the new closed-loop dynamic of the DC-bus voltage is:
The closed-loop behavior given in Equation (24) corresponds to a first-order system with a time
. Therefore, the DC-bus voltage reaches the desired value V R after a settling time t s ≈ 4 · τ for the 2% criterion [30] . With that information, the value of k v given in Equation (25) is calculated to impose the desired settling time t s to the DC-bus voltage:
Finally, since both k i and k v parameters have been calculated in Equations (23) and (25), respectively, the design of the proposed SMC is complete. However, the reachability conditions must be analyzed to ensure the sliding function reaches the sliding surface. Those conditions are evaluated in the following subsection.
Reachability Conditions and Dynamic Restrictions
Taking into account that both k i and k v have been designed, the sign of the transversality value (13) must be evaluated to define the correct reachability conditions for the proposed SMC. Moreover, the sign of the transversality value also defines the circuital implementation of the SMC [44] ; thus, the sign of the transversality value must be the same for all the operation conditions; otherwise, a realizable circuit will be difficult to synthesize.
The first step for the sign analysis is to replace the values of k i and k v , given in Equations (23) and (25), into the transversality value (13):
Then, such an expression must be analyzed for each operation condition as follows:
• Stand-by mode: the charger-discharger is not exchanging power between the ESD and the DC-bus; hence, the DC-bus and inductor currents are zero, i.e., i dc = 0 and i L = 0. This imposes a positive transversality value because both v b and L are positive:
Therefore, the transversality value must be positive in the other two operation conditions.
• Charge mode: the ESD is charged using power delivered by the DC-bus; hence, the DC-bus and inductor currents are negative, i.e., i dc < 0 and i L < 0. This imposes a positive transversality value because v b , L and t s are positive:
• Discharge mode: the ESD is discharged to deliver power into the DC-bus, hence the DC-bus and inductor currents are positive, i.e., i dc > 0 and i L > 0. In this case, the restriction given in Expression (29) must be fulfilled to ensure a positive transversality sign:
The most restrictive condition occurs at the maximum value of the inductor current max (i L ), which is calculated from the steady-state relations (6) and (7) as max
. Therefore, the most restrictive condition for the closed-loop settling time t s that ensures a positive transversality value is:
Introducing restriction (30) in the designing of k v (25) ensures a positive transversality value. Therefore, the reachability conditions given in Expression (16) hold for the SMC proposed in this paper. The first reachability condition is the result of replacing Equation (11) into the first inequality of Expression (16):
Replacing k i (23) and k v (25) into Expression (31), the following dynamic restriction is obtained:
Similarly, the second reachability condition is the result of replacing Equation (11) into the second inequality of Expression (16):
Replacing k i , k v , i L and d into Expression (33) imposes the following dynamic restriction:
Fulfilling the dynamic restrictions given in Expressions (32) and (34) ensure that both reachability conditions (31) and (33) are also fulfilled. Therefore, the maximum and minimum derivatives of the DC-bus current must be constrained by Expressions (32) and (34), respectively. It must be highlighted that he selected t s value must be tested into Expressions (32) and (34) using the expected derivatives appearing in the DC-bus current, which can be calculated from the dynamic behavior of the energy sources and loads connected to the microgrid.
In addition, the dynamic restrictions (32) and (34), simultaneously with the relation between k v , t s and C given in Equation (25) , are used to design the charger-discharger: the values of L and C are calculated to provide the desired settling-time and to ensure the stability of the DC-bus voltage. Such a design process for L and C will be described in Section 5.
Controller Implementation
The proposed SMC requires measuring the inductor current i L , the ESD voltage v b , the DC-bus voltage v dc and current i dc . Moreover, the SMC produces the activation signals u and u = 1 − u for both MOSFETs of the charger-discharger (see Figure 1) .
The block diagram of the state-space representation for both the charger-discharger and the SMC is presented in Figure 2 . In such a block diagram, the switching function Ψ is synthesized as follows: k i parameter is dynamically calculated using the values of the ESD and DC-bus voltages as given in Equation (23), while parameter k v is calculated off-line using Equation (25) to impose the desired settling time t s . Then, the value of Ψ is calculated as reported in Equation (8) . The switching law for the MOSFETs is defined by the reachability conditions: from Expression (31), it is recognized that a negative value of Ψ requires u = 1 to ensure dΨ dt > 0; similarly, from Expression (33), it is recognized that a positive value of Ψ requires u = 0 to ensure dΨ dt < 0. That switching law, summarized in Expression (35) , corresponds to an inverting comparator, which is also depicted in the block diagram of Figure 2 . Finally, the generation of u from u is also presented in Figure 2 :
Unfortunately, the theoretical switching law given in Expression (35) imposes an infinite switching frequency [44] , which is impossible to achieve using commercial MOSFETs. This implementation problem is addressed by introducing an hysteresis around the desired condition Ψ = 0 to constrain the switching frequency into a practical range [44] . The practical switching law is given in Expression (36), which introduces an hysteresis H into the sliding surface:
The following subsections describe the switching circuit used to implement the practical switching law, the design of the hysteresis band H, the switching frequency and the switching ripples imposed to the charger-discharger.
Switching Circuit
The implementation of the practical switching law (36) is perfomed with the following conditions:
The corresponding circuit is implemented using two classical comparators to detect conditions (37) and (38) as reported in Figure 3 . Those comparators act on the SET and RESET signals of a S-R Flop-Flop to generate both u and u waveforms: the comparator implementing Expression (37) turns ON (SET) u, while the comparator implementing Expression (38) turns OFF (RESET) u. Finally, the signals u and u act on the drivers of the charger-discharger MOSFETs. 
Switching Ripples
The switched operation of the MOSFETs produce ripples in both the inductor current (δi L (t)) and the DC-bus voltage (δv dc (t)) around their averaged values i L and v dc , respectively [43] :
The switched differential Equations (1) and (2) impose the following derivatives to i L and v dc for u = 1:
The standard notation [43] defines u = 1 during the time interval 0 < t < d · T sw . Then, the current ripple waveform of the inductor during 0 < t < d · T sw , around i L , is given in Equation (42) . In that expression, ∆i L is the magnitude of the peak current ripple reported in Equation (43) . Therefore, the maximum value of δi L (t) is ∆i L and the minimum value of δi
It is noted that δi L (t) increases for u = 1 in any operation condition. However, the voltage ripple waveform in the DC-bus δv dc (t) decreases in discharge mode (i dc > 0), increases in charge mode (i dc < 0) and it is equal to zero in stand-by mode (i dc = 0) as reported in Expression (41) . The definition of δv dc (t) is given by Expression (44) , where ∆v dc is the magnitude of the peak voltage ripple reported in Equation (45):
From the previous expressions, it is concluded that the maximum value of δv dc (t) is ∆v dc and the minimum value of δv dc (t) is −∆v dc .
Finally, Expressions (43) and (45) enable the calculation of the peak ripples of the inductor current and DC-bus voltage depending on the steady-state values of the duty cycle d, switching period T sw , ESD voltage v b , DC-bus current i dc , L and C parameters. Moreover, those expressions are also used to design L and C in agreement with the desired current and voltage ripples for the charger-discharger.
Switching Frequency
Implementing an SMC with an hysteresis band imposes a variable switching frequency [44] , whose maximum value must be supported by the MOSFETs used to construct the charger-discharger. Therefore, predicting the switching frequency is essential to select the appropriate semiconductor devices.
Assuming a correct operation of the SMC, which is ensured by the transversality and reachability conditions analyzed in Section 3, the averaged DC-bus voltage is equal to the reference voltage:
which is equal to the averaged value of the capacitor current i C given in Equation (7) . Taking into account that the charge balance principle [43] ensures that i C = 0 in steady-state, the relations between the ripples and averaged values given in Equations (39) and (40) lead to the following steady-state waveform of the switching function δΨ(t) around 0:
To fulfill the hysteresis band, the minimum and maximum values of δΨ(t) are min (δΨ(t)) = − H 2 and max (δΨ(t)) = H 2 , respectively. Moreover, the peak values of δΨ(t) occur at the peak values of δv dc (t) and δi L (t) because those waveforms are synchronized by u as reported in Equations (1) and (2).
Then, the peak value of Equation (46) must be analyzed in the three operation modes of the charger-discharger:
and δi L (t) have opposite derivatives as reported in Expression (41), hence the maximum value of δv dc (t) occurs when δi L (t) is minimum. This condition leads to the following expression for the peak value of δΨ(t):
• Stand-by mode (i dc = 0): δv dc (t) = 0 as reported in Expression (44), hence the peak value of δΨ(t) occurs at the peak value of δi L (t):
• Charge mode (i dc < 0): δv dc (t) and δi L (t) have derivatives with the same sign as reported in Equation (41), hence the maximum value of δv dc (t) occurs when δi L (t) is maximum. This condition leads to the following expression for the peak value of δΨ(t):
Replacing the values of k v (25) , ∆i L (43) and ∆v dc (45) into Equations (47)- (49) produce the following expressions for the switching frequency:
• Discharge mode:
• Stand-by mode:
• Charge mode:
From the previous expressions, it is concluded that charge mode produces higher switching frequencies. Therefore, the hysteresis band H must be calculated as given in Equation (53) to ensure a maximum switching frequency max (F sw ). In that expression, max (i dc ) charge corresponds to the maximum magnitude of the DC-bus current expected in charge mode:
Finally, Equation (53) ensures a switching frequency below max (F sw ) for the three operating modes, hence any commercial MOSFET supporting switching frequencies higher than max (F sw ) will operate correctly under the action of the proposed SMC.
Design of the Charger/Discharger and DC-Bus
This paper proposes a design procedure for both the charger-discharger and DC-bus based on the following criteria: maximum DC-bus current {max (i dc )}, maximum DC-bus current derivative max
, maximum deviation of the DC-bus voltage γ dc to avoid overvoltages, and maximum settling time t s acceptable after transients. These criteria must be extracted from the operation requirements of both the loads and energy resources connected to the microgrid.
The charger-discharger and DC-bus circuit was implemented in the power electronics simulator PSIM to illustrate the inductance and capacitance design. The simulation circuit, presented in Figure 4 , also considers both the synthesis of the switching function Ψ and the switching circuit previously designed. 
Inductance Value
The design of the inductance L must be performed to ensure two conditions: first, the required settling time is achievable; and second, the SMC operates into the sliding surface (9) even under transients in the DC-bus current. The best way to perform that design is to plot the stability limits imposed by the required settling time t s and maximum DC-bus current.
The following parameters are considered to illustrate the inductor design: an ESD voltage (v b ) equal to 12 V, a desired DC-bus voltage (V R ) equal to 24 V, and a DC-bus current up to 1 A in both charge and discharge situations. Figure 5 presents the stability limits defined by Expressions (32) and (34) to achieve, for example, settling times equal to 0.2 ms and 2 ms. The plot shows that an inductor value higher than 200 µH makes it impossible to ensure a settling time equal to 0.2 ms. Such a maximum inductor value max (L) =
is calculated by evaluating Expressions (32) or (34) equal to zero. However, max (L) is not practically usable because the system will be stable in steady-state conditions only Assuming the DC-bus must support current transients with derivatives up to 5 mA/ µs (5000 A/s), selecting an inductor L = 130 µH provides the required t s = 0.2 ms with stable sliding-mode regime for current transients up to 13.33 mA/µs (even up to 26.67 mA/µs for negative transients in i dc ); hence, the DC-bus will be correctly regulated. This behavior is expected because smaller values of L provide higher inductor current derivatives, as reported in Expression (41), thus the charger-discharger is able to respond to faster current transients. However, smaller inductors also provide higher current ripples, as reported in Equation (43) , which introduce undesired (and detrimental) current harmonics to the ESD.
For the other example considering a settling time equal to 2 ms, the plot in Figure 5 shows that much larger inductor values could be adopted, which makes it possible to reduce the current ripples affecting the ESD. In fact, an inductor L = 330 µH enables the SMC to support similar current derivatives (10.12 mA/µs in this case) but with much smaller pollution of current harmonics.
Finally, constructing the plot for inductor design ( Figure 5 ), using Expressions (32) and (34), makes it possible to easily select a commercially available inductor. This design method is validated by simulating in PSIM the charger-discharger using the circuit in Figure 4 . The simulations, presented in Figure 6 , evaluate the correct design of L to ensure a stable sliding-mode regime. For this example, the charger-discharger considers an inductor L = 330 µH and an hysteresis band H = 0.2 A to limit the switching frequency at 55 kHz. dt ≈ 0 mA/µs < 10.12 mA/µs and the system becomes stable again, which drives Ψ into the surface. In steady-state conditions, e.g., t < 20 ms, the DC-bus voltage is regulated by the SMC at V R , thus the theoretical sliding surface is
. Therefore, to be in steady-state with a regulated DC-bus voltage, i L = i dc 1−d is required, which is confirmed in Figure 6 before t < 20 ms (bottom figure). However, the high derivative of the DC-bus current i dc makes it impossible that i L compensates the term
dt , which forces Ψ to leave the sliding-surface.
The simulation at the center in Figure 6 considers a current transient in the DC-bus (at 20 ms) with di dc dt = 10.12 mA/µs, which is the stability limit reported in Figure 5 , hence the system is stable even during the transient. In fact, the current waveforms for this case fulfills
dt and Ψ is always trapped into the sliding-surface. The same stable behavior is observed in the simulation at the right of Figure 6 , which considers a current transient in the DC-bus with di dc dt = 5 mA/µs, i.e., within the stability zone reported in Figure 5 .
In conclusion, the proposed design method for the inductor ensures a stable operation under steady-state and transitory conditions.
Capacitance Value
The design of the capacitance C must be performed to limit the overvoltage conditions depending on the requirements of both the loads and energy resources connected to the DC-bus.
Despite the sliding-mode controller ensuring a correct regulation of the DC-bus voltage, the operation of the Buck-Boost converter introduces an unavoidable voltage deviation caused by fast current transients. Therefore, to limit the DC-bus voltage into secure limits, the design procedure for C proposed in this paper is based on the worst-case scenario: an instantaneous 100% step-down transient in the DC-bus current during discharge mode. This design condition ensures that voltage increments caused by any current transient with a lower (practical) current derivative will not damage the microgrid components.
In discharge mode, the voltage is regulated by the SMC at V R , hence the switching function is Figure 7 presents the active devices and current waveforms in the circuit just after the step-down current transient occurs, i.e., t ≥ t 0 . Since i dc = 0, all of the inductor current is absorbed by the capacitor (i C = i L ), which increases the DC-bus voltage. This is caused by the structure of the Buck-Boost converter and not by the SMC design or speed: since the averaged capacitor current is zero due to the charge-balance principle [43] , the averaged inductor current i L must be zero when the DC-bus current is zero. Therefore, the SMC imposes a fixed u = 0 to reach the i L = 0 condition in the shortest time possible. However, reaching that condition i L = 0 takes a time-interval ∆T 0 as depicted in Figure 7 . During such ∆T 0 time interval, the inductor current is integrated by the capacitor producing an unavoidable overvoltage condition.
Since the SMC ensures reaching i L = 0 in the shortest time possible, it also ensures the smallest overvoltage condition. The magnitude of that minimum voltage deviation is defined by the DC-bus capacitance value C.
The current waveforms described in Figure 7 account for the worst case scenario: the transient in the DC-bus current occurs when the inductor current is maximum, therefore, at the peak current i L,peak = i L + ∆i L . It is also possible that the current transient occurs when the inductor current is lower than i L,peak , which will produce a smaller voltage deviation. Moreover, in discharge mode, the positive peak of i L coincides with the negative peak of v dc , as reported in Expression (41), hence the maximum voltage deviation γ dc over V R is calculated as:
The integral term of the previous expression corresponds to the area of a triangle with base equal to ∆T 0 and height equal to i L,peak (see Figure 7) . The term i L,peak = i L + ∆i L is calculated from Equations (6), (7) and (43) as follows:
Using the previous value of i L,peak and the inductor current derivative given in Equation (1), the time interval ∆T 0 needed to reach i L = 0 with u = 0 is:
Finally, using the expressions for d and ∆v dc given in Equations (6) and (45), respectively, the maximum voltage deviation γ dc over V R is calculated as:
To illustrate the previous design equation, the same parameters adopted in the previous subsection are considered: an ESD voltage (v b ) equal to 12 V, a desired DC-bus voltage (V R ) equal to 24 V, and a DC-bus current up to 1 A in both charge and discharge situations. Moreover, the same settling time conditions have been addressed. For the first one (t s = 0.2 ms), an inductor L = 130 µH is adopted to ensure an stable sliding-mode regime with current transients derivatives up to 5 mA/µs (see Figure 5) . The hysteresis band is calculated from Equation (53) as H = 0.719 A to ensure a switching frequency lower than 55 kHz. The second settling time condition (t s = 2 ms) enables the use of a higher inductor L = 330 µH, which ensures the same stable sliding-mode regime (see Figure 5) but with a reduced current harmonics pollution injected into the ESD. In this second case, the hysteresis band is H = 0.2 A to provide the same switching frequency. Figure 8 shows the maximum overvoltage γ dc in both cases for different DC-bus capacitances. The figure shows that the same maximum overvoltage condition can be ensured with different values of C; for example, γ dc = 1 V is ensured with C = 66 µF for t s = 2 ms and with C = 29 µF for t s = 0.2 ms. However, higher values of C produce smaller voltage ripples in the DC-bus as reported in Equation (45), thus providing higher voltage quality to both the loads and energy resources of the microgrid. Furthermore, the reduction of the voltage deviation caused by higher capacitances also reduces the energy stored or requested to the DC-bus during a current transient, i.e., E bus = 1 2 C · v 2 dc . Therefore, the energy exchanged between the DC-bus and the ESD during the bus voltage regulation also decrease. This characteristic enables the increment of the DC-bus capacitor without an increment of the ESD size. The previous method is validated by simulating in PSIM the charger-discharger circuit depicted in Figure 4 . The simulations, presented in Figure 9 , evaluate the correct design of C to ensure a safe maximum voltage in the DC-bus. For this example, the SMC considers a settling-time t s = 2 ms and the charger-discharger considers an inductor L = 330 µH and an hysteresis band H = 0.2 A to limit the switching frequency at 55 kHz. Assuming a maximum safe voltage for the DC-bus equal to 25 V, the capacitor must be designed for γ dc = 1 V. From the plot for capacitor design (Figure 8) , it is observed that C = 66 µF ensures γ dc = 1 V for t s = 2 ms. The simulations in Figure 9 consider such a capacitance for three current transients in the DC-bus (at 5 ms) with the following current derivatives:
.12 mA/µs and di dc dt = −5 mA/µs. In the first case, which is the one used for design a safe value of C, the 100% step-down current transient in the DC-bus causes the predicted maximum overvoltage condition γ dc = 1 V. Instead, the other two current transients produce overvoltage conditions under 1 V, which confirm the analyses developed in this subsection.
In conclusion, the proposed design method ensures a safe maximum voltage in the DC-bus for any transitory condition. It must be pointed out that simulations in Figure 9 also validate the design of k i and k v because, in the three cases, the settling-time of the DC-bus voltage is the designed one t s = 2 ms and the steady-state error in v dc is zero.
Design Example
The following parameters are adopted to illustrate the performance of the proposed solution: an ESD voltage (v b ) equal to 12 V, a desired DC-bus voltage (V R ) equal to 24 V, a DC-bus current up to 1 A with maximum derivatives di dc dt = ±5000 A/s (5 mA/µs). This speed in the current transients is common in automotive battery test systems, which are used to create the current profiles for life cycle evaluations of batteries, as reported in [46, 47] . Moreover, to avoid damage in the loads and energy resources, the maximum DC-bus voltage must be limited to 1 V over the nominal value (up to 25 V). Finally, DC-bus voltage must be restored after 2 ms and the switching frequency must be limited to 55 kHz, which enables the use of inexpensive MOSFETs.
This example illustrates the simplicity of the circuit design process by means of four steps: design the inductor of the charger-discharger, design the capacitance of the DC-bus, design the controller parameters and design the hysteresis band of the switching circuit.
The first step is to construct the inductor design plot presented in Figure 5 using Expressions (32) and (34) for t s = 2 ms. From that plot, it is noted that L ≤ 400 µH ensures the dynamic stability for the expected current transient derivative di dc dt = 5 mA/µs. However, two additional conditions must be considered: the tolerance of commercially available inductors and the current ripple injected into the ESD. To account for the tolerance, this example considers a factor of two for the current derivative, so that the inductor is selected from Figure 5 for di L dt ≤ 10 mA/µs, which requires L ≤ 333.5 µH. A near commercially available inductor value is L = 330 µH, e.g., the inductor 2218-H-RC from Bourns Inc. Figure 6 makes evident that L = 330 µH provides a stable operation of the circuit for di L dt ≤ 10 mA/µs. Then, the inductor current ripple is calculated from Equation (43) for the desired switching frequency; Figure 10 shows the current ripple produced by different inductor values. It is observed that the commercially available L = 330 µH produces a current ripple of 220.4 mA, which corresponds to the 7.35% of the maximum inductor current max (i L ) = max (i dc ) / (1 − d). This current ripple is acceptable in terms of the small-ripple approximation [43] ; hence, the inductor value L = 330 µH is selected for this example. Nevertheless, smaller current ripples are achievable by increasing the inductor but without exceeding the limit imposed by The second step is to design the DC-bus capacitance to fulfill the maximum overvoltage value γ dc = 1 V. The minimum value of the capacitance C = 66 µF ensuring γ dc = 1 V is calculated from Equation (57). This is confirmed in Figure 8 , which shows that any capacitor higher than 66 µF will ensure γ dc < 1 V. Another characteristic to be evaluated is the voltage ripple in the DC-bus, which depends on C as reported in Equation (45) . Figure 10 reports the voltage ripples in the DC-bus for multiple values of C, where the minimum capacitance C = 66 µF produces a voltage ripple of 91.8 mV (0.39% of the nominal DC-bus voltage). This small voltage ripple is acceptable in terms of the small-ripple approximation [43] .
The capacitance tolerance is not mandatory to be considered because the DC-bus design is performed in the worst case. Nevertheless, the capacitor could be increased to introduce a safe margin or to reduce the voltage ripple. For this example, the limit capacitance value C = 66 µF is adopted, whose usefulness was already validated in Figure 9 : it ensures a DC-bus voltage lower than 25 V for current transients with The third step is to calculate the SMC parameters. The design of k i is given in Equation (23), which provides an automatic adjustment of the SMC to the ESD and DC-bus voltage conditions, as depicted in the implementation of Figure 2 . The calculation of k v is given in Equation (25), which depends on the bus capacitance C = 66 µF and desired settling-time t s = 2 ms, resulting in k v = 0.132 A/V for this example.
The final step is to design the hysteresis band H of the switching circuit in Figure 3 to limit the switching frequency. The value of H to ensure a maximum switching frequency of 55 kHz is calculated using Expression (53) obtaining H = 0.1956 A. This example adopts H = 0.2 A to introduce a small safe margin, which imposes a maximum switching frequency of 53.737 kHz. Finally, the circuital scheme implemented in PSIM, i.e., Figure 4 , is configured using those parameters. Figure 11 presents the simulation of the PSIM circuit considering current transients in the DC-bus with amplitudes of 1 A and derivatives equal to The simulations at the left in Figure 11 consider the DC-bus operating at V R = 24 V, which validates the circuit and SMC design: the DC-bus voltage is correctly regulated to 24 V in all of the operating modes (charge, discharge and stand-by); moreover, the DC-bus voltage is constrained to ±1 V around V R , i.e., the safety restriction v dc < 25 V is always fulfilled. This correct behavior is possible because the SMC is always stable. Such a condition is confirmed by the constrained operation of Ψ into the hysteresis band, which also limits the switching frequency. Finally, the DC-bus voltage is restored to V R after the designed settling time t s = 2 ms in all of the operation conditions.
It must be noted that the design of k v is independent from the nominal value of the DC-bus voltage. Moreover, k i is continuously adapted by measuring both the DC-bus and ESD voltages. This robustness of the SMC is also validated in the simulations of Figure 11 by setting V R = 24 V (boost operation), V R = 12 V (Buck-Boost operation) and V R = 6 V (buck operation). The simulations show the same settling time for the bus voltage conditions, which is achieved due to the global stability of the SMC. Furthermore, the overvoltage conditions are always under 1 V because decreasing the DC-bus voltage also decrease γ dc , as reported in Expression (57). Therefore, C must be designed for the higher DC-bus voltage.
In conclusion, the proposed SMC and charger-discharger provide a general solution for interfacing an ESD with the DC-bus of a microgrid. This is achieved by the correct regulation of the DC-bus voltage in Boost, Buck and Buck-Boost conditions.
Experimental Implementation and Proof-of-Concept
This section presents the experimental validation of the proposed charger-discharger and SMC. A proof-of-concept prototype was developed as reported in Figure 12 . Figure 12a describes the prototype setup. The selected ESD is a 12V battery from MTEK-SA (Medellín, Colombia), while the DC bus is emulated using a four quadrant electronic source/load BOP 50-20GL from Kepco Inc (Flushing, NY, USA). The proposed surface Ψ is calculated using a F28335 controlCARD from Texas Instruments (Dallas, TX, USA) and converted to an analog voltage with a digital-to-analog converter (DAC) MCP4822. Moreover, the switching circuit of Figure 3 is implemented with an amplifier, a TS555 integrated circuit, and an A3120 MOSFET driver.
The bidirectional Buck-Boost DC/DC converter is implemented using an 2218-H-RC inductor from Bourns Inc (Altadena, CA, USA) with L = 330 µH, a MKT1813622016 capacitor from Vishay BC (Selb, Germany) with C = 22 µF, and two IRF540N MOSFETs from International Rectifier (El Segundo, CA, USA). Furthermore, the inductor and the DC-bus currents are measured using shunt-resistors R s = 5 mΩ and AD8210 amplifiers. These current and voltage measurements are acquired by the controlCARD using the onboard analog-to-digital converters (ADCs). Finally, the physical setup of the experimental platform is shown in Figure 12b . The performance of the proposed solution is evaluated with two experiments, the first one is similar to the simulations presented in Figure 11 , and the second one shows the dynamic response of the system for a large change in the operating point.
In the first experiment, the electronic source/load is programmed to reproduce the i dc profiles shown in Figure 11 . Three experiments where performed considering the same values of the DC-bus voltage used in Section 6: V R = 24 V, V R = 12 V, and V R = 6 V, with v b = 12 V. However, the electronic source/load is not able to produce i dc steps, as shown in Figure 13 , due to its internal dynamic and controllers. The experimental i dc transients exhibit a second-order behavior, whose maximum overshoots are shown in Figure 13a ,b, and Figure 13a for V R = 24 V, V R = 12 V, and V R = 6 V, respectively.
In these experiments, the settling-time (t se ) fulfills the design condition t s = 8 ms for the three values of V R , as shown in Figure 13 . However, the experimental maximum deviation of v dc (γ dce ) is under 4 V for the three DC-bus voltage values; hence, γ dce is almost 35% higher than the design condition γ dc < 2.96 V. Such a difference between γ dce and γ dc is produced by the i dc overshoots in the transients, which are between 60% and 120% higher than the i dc value used for the design (|max(i dc )| = 1 A): the fourth transient in Figure 13a exhibits a peak value of i dc = −1.6 A (60% higher); while the second and fourth transients in Figure 13b and the fourth transient in Figure 13c exhibit peak values of i dc = ±2.2 A (120% higher). Therefore, experimenting a 35% higher γ dce condition for a 120% higher perturbation in i dc is satisfactory. In conclusion, the results of this first experiment puts into evidence the satisfactory performance of the prototype operating in Boost, Buck-Boost and Buck modes.
The second experiment shows the dynamic response of the prototype during the startup for a 24 V DC-bus in stand-by mode, i.e., the steady-state value of i dc is 0 A. The ESD voltage (v b ) and DC-bus voltage (v dc ) waveforms are presented in Figure 14 , which shows a correct regulation of v dc at 24 V with a settling-time equal to 8 ms. Once again, the experimental settling-time matches the design value (t s = 8 ms). In this experiment, the overshoot is close to 5 V, which is caused by the large transient in the capacitor current required to charge the capacitor from 0 V to 24 V. This suggests that, in a commercial application, it is required to include a slow-speed bus charge strategy for the startup process. In conclusion, this second experiment shows the accurate settling time imposed by the proposed solution, even for large changes in the operating point, which makes evident the robustness of the solution. Finally, those experimental results demonstrate the correctness and usefulness of the proposed SMC and charger-discharger design for DC-bus regulation in microgrids.
Conclusions
A system formed by an ESD, a charger-discharger Buck-Boost converter and a DC-bus capacitor has been designed and analyzed. The system includes a sliding-mode controller designed to regulate the DC-bus voltage in both DC and hybrid MGs. On one hand, the use of a Buck-Boost converter allows the connection of an ESD with voltage lower, equal to or higher than the DC-bus voltage, which simplifies the use of commercial ESD systems in MG applications. On the other hand, the SMC provides a robust solution to regulate the DC-bus voltage, which ensures the system stability in the entire operation range of the charger-discharger. Moreover, detailed design and implementation methods for both the SMC and the charger-discharger parameters have been presented.
The SMC and the charger-discharger were designed to fulfill a desired settling time (t s ), a maximum DC-bus voltage (v dc ) deviation from the reference (V R ), and a maximum switching frequency (F sw ). Such design requirements are fulfilled considering a maximum DC-bus current magnitude (max(i dc )) and derivative ( i dc dt ) for a particular MG application. Simulation and experimental results verify the fulfillment of the design requirements for different perturbations in the DC-bus current, which demonstrates the correct operation of the system in the three operation modes: charging, discharging and stand-by.
Therefore, this single device allows for connecting commercial ESDs to DC-buses with a wide range of voltages. Such a characteristic is ideal for developing commercial ESD management systems.
Moreover, the robust nonlinear control strategy can be easily implemented in inexpensive control cards, e.g., the F28335 controlCARD from Texas Instruments used in this paper.
The main disadvantage of the proposed solution is the unavoidable voltage deviation caused by the Buck-Boost topology after a current transient occurs, even if the correct design of the capacitance constrains the overvoltage condition to safe limits. This overvoltage can be further reduced by adopting a step-up/down DC/DC converter with a second-order filter at the output, e.g., Cuk, Sepic or Zeta converters. However, the complexity of those fourth-order converters require new sliding-surfaces, which is an interesting topic for improving the step-up/down charger-discharger proposed in this paper. Moreover, in the start-up process, the DC-bus must be charged to the nominal voltage without decreasing the state-of-charge of the ESD. Therefore, a start-up routine must be designed to the charge of the DC-bus from the main power sources of the microgrid. Another interesting topic to explore is the use of three-port converters to regulate the DC-bus voltage of an MG. These converters have the possibility to connect an ESD and a DC power source (like a PV generator) with a single converter, which could help to reduce the number and depth of the ESD charging/discharging cycles.
Finally, the proposed design process assumes the current transients' derivatives occurring in the DC-bus are known; however, such information is not commonly reported for the commercial devices that can be connected to a DC-bus (e.g., refrigerators, fans, TVs, computers, light bulbs, etc.), and thus a previous load analysis is required.
